|rescheduling VLIW compilation firstname.lastname@example.org (Ramshankar Ram) (2002-03-09)|
|Re: rescheduling VLIW compilation Gilles.Pokam@irisa.fr (Gilles Pokam) (2002-03-17)|
|Re: rescheduling VLIW compilation Gilles.Pokam@irisa.fr (Gilles Pokam) (2002-03-24)|
|From:||Gilles Pokam <Gilles.Pokam@irisa.fr>|
|Date:||24 Mar 2002 00:18:55 -0500|
|Organization:||IRISA, Campus de Beaulieu, 35042 Rennes Cedex, FRANCE|
|Posted-Date:||24 Mar 2002 00:18:55 EST|
Ramshankar Ram wrote:
> I am looking to sequentialize a set of scheduled assembly statements
> with parallelism information.
I had also worked on a problem similar to yours. It was a code that was
scheduled for a 4-issue VLIW machine. The first thing I made was to apply
register renaming. It was obvious for me because I had constructed the
SSA form from the CFG representation. Register renaming eliminates most
false dependencies inside or even across long instructions word. This
eases the sequentialization process once you have constructed the DAG.
You could also think of applying new scheduling algorithms and register
allocation techniques at the place.
IRISA, CAPS Team
Return to the
Search the comp.compilers archives again.