Related articles |
---|
how do a RISC compiler translate an array initialization ? Sid-Ahmed-Ali.TOUATI@inria.fr (Sid Ahmed Ali TOUATI) (1999-08-02) |
Re: how do a RISC compiler translate an array initialization ? zalman@netcom15.netcom.com (Zalman Stern) (1999-08-02) |
Re: how do a RISC compiler translate an array initialization ? toon@moene.indiv.nluug.nl (Toon Moene) (1999-08-04) |
Re: how do a RISC compiler translate an array initialization ? pmichaud@irisa.fr (1999-08-04) |
Re: how do a RISC compiler translate an array initialization ? Sid-Ahmed-Ali.TOUATI@inria.fr (Sid Ahmed Ali TOUATI) (1999-08-04) |
Re: how do a RISC compiler translate an array initialization ? Sid-Ahmed-Ali.TOUATI@inria.fr (Sid Ahmed Ali TOUATI) (1999-08-07) |
From: | pmichaud@irisa.fr (Pierre Michaud) |
Newsgroups: | comp.compilers,comp.arch |
Date: | 4 Aug 1999 01:16:26 -0400 |
Organization: | IRISA-INRIA |
References: | 99-08-015 |
Keywords: | architecture |
Sid Ahmed Ali TOUATI <Sid-Ahmed-Ali.TOUATI@inria.fr> writes:
> I try to understand memory access behavior of a simple code like:
>
> REAL X(200)
> for i=1, 200
> x(i)=2 <----- or any constant value
> end for
>
> I thought that this is equivalent to access every X element in each
> iteration, which yield to some cache miss equal to 50 in an ultra
> sparc II. My surprise was that the real number of misses (counted with
> specific registers) was about 3 or 4, with different compilers (cc,
The Ultrasparc data cache is write-through.
Store instructions generate no cache miss.
Pierre Michaud
Return to the
comp.compilers page.
Search the
comp.compilers archives again.