Related articles |
---|
Compiler positions available for week ending May 24 compilers-jobs@iecc.com (1998-05-26) |
From: | compilers-jobs@iecc.com |
Newsgroups: | comp.compilers,misc.jobs.offered |
Date: | 26 May 1998 02:01:10 -0400 |
Organization: | Compilers Central |
Keywords: | jobs |
This is a digest of ``help wanted'' and ``position available'' messages
received at comp.compilers during the preceding week. Messages must
advertise a position having something to do with compilers and must also
conform to the guidelines periodically posted in misc.jobs.offered.
Positions that remain open may be re-advertised once a month. To respond
to a job offer, send mail to the author of the message. To submit a
message, mail it to compilers@iecc.com.
-------------------------------
Date: Mon, 18 May 1998 19:58:25 -0700
From: Amy.Bharucha@Eng.Sun.COM (Amy Bharucha)
Subject: Positions Available at SUN
Good afternoon!
My name is Amy Bharucha and I am a recruiter At SUN Microsystems for
the CAD design group. I wanted to touch base with you in reference to
a number of openings in the group that I thought you might have some
interest in exploring.
I handle the CAD group for the microelectronics division of SUN
Microsystems Inc. In my search for talented CAD engineers, I came
across your newsgroup. I hoped that you all might be interested in
pursuing a professional career with SUN.
The following are but a few of our openings:
**CAD Engineer**
Using UNIX C C++ make shell and perl programs,
this person will join a small team to implement and support circuit analysis
tools, geared toward design verification of static and dynamic CMOS circuits
w.r.t. deep submicron effects.
**CAD Manager**
Responsible for the Physical CAD tools and flows for high performance
SPARC processor family. Work closely with design team to tailor the
best of the breed EDA point tools as well as develop selected tools in the
physical design space including place and route, timing, parasitic
extraction, physical design verification and signal integrity analysis.
**Senior CAD Engineer**
Develop and support a wide variety of CAD software tools, primarily
for "front-end" IC CAD.
**Physical CAD Manager**
Plan, hire, develop, and train a team of CAD Engineers to provide
circuit, library, and physical design and verification
methodologies, flows, and capabilities to a large design team on a
leading-edge high performance microprocessor design. Must work
with the design team and technical CAD leads to understand and
specify the CAD requirements, work with external and internal
tool providers the procure design capabilities and flows, and
maintain and support the design methodologies in these areas.
Must also interface with and support the activities of the other
CAD organizations and design teams on the project.
Extensive experience in CAD tool development, custom integrated
circuit design methodologies, characterization, floorplanning,
physical layout, verification, parasitic extraction, and timing
analysis required.
A Ph.D. in EECS or equivalent along with eight years of
experience in VLSI CAD is required. Excellent communication
skills (verbal and written) are required. Must be a strong
team player.
**Logical Design CAD Manager**
Plan, hire, develop, and train a team of CAD Engineers to provide
high level design and verification methodologies, flows, and
capabilities to a large design team on a leading-edge high
performance microprocessor design. Must work with the design
team and technical CAD leads to understand and specify the CAD
requirements, work with external and internal tool providers the
procure design capabilities and flows, and maintain and support the
design methodologies in the areas of logic design, simulation,
synthesis, implementation, and timing analysis. Must also
interface with and support the activities of the other CAD
organizations and design teams on the project.
Extensive experience in CAD tool development, logic design
methodologies, formal methods, timing driven synthesis, ECO
synthesis, datapath compilers, place and route technologies,
floorplanning, and timing analysis required.
**Software Development CAD Manager**
Plan, hire, develop, and train a team of CAD Engineers to
gather requirements, write specifications, architect and
implement solutions, and create and maintain documentation
for CAD tools, methodologies, and flows for a large design
team on a leading-edge high performance microprocessor design.
Will build and manage a software quality assurance, test, and
release organization for the CAD tools and flows. Will build
and manage an infrastructure for the project including web
site creation and management, computing resource management,
and design environment management. Must work with the design
team and technical CAD leads to understand and specify the CAD
requirements, create the tools and flows, and maintain and
support the tools and documentation for all facets of CAD
required by the design teams for the project.
Extensive experience in CAD tool development, software
testing, release and control required.
A Ph.D. in EECS or equivalent along with eight years of
experience in VLSI CAD and software development is required.
Excellent communication skills (verbal and written) are required.
A Ph.D. in EECS or equivalent along with eight years of
experience in VLSI CAD is required. Excellent communication
skills (verbal and written) are required. Must be a strong
team player.
**CAD Environment Engineer**
Define, implement, and support a CAD environment to support the
implementation of CAD methodologies, flows, and tools on an ultra-high
performance microprocessor design. Manage the UNIX environment,
project computing resources, and interfaces to the other support
groups throughout the company. Set up and maintain the templates
for the project version control system for all design flows. Provide
other forms of project and design automation as needed to improve
the efficiency of the project team.
Experience in Solaris 2.X, C programming, shell scripts, perl, awk,
tcl/tk, and system administration required. Experience with CAD
tools installation and maintenance, license (FlexLM) administration,
and SCCS required. Network administration experience preferred.
Required - BSEE or BSCS plus 5 years experience, or MSEE or MSCS plus
3 years experience in system integration and testing. Experience with
high-speed digital CMOS design a plus. Must have good communication
skills and be a strong team player.
**Circuit Design CAD Staff Engineer**
Define, implement, and support the CAD methodology to support the
full custom circuit design needs on an ultra-high performance
microprocessor design. This person is the technical CAD lead for
defining the circuit methodology flows, tools, and scripts. This
person will interface with and lead the circuit designers in
defining the requirements of and specifying the tools and flow,
will direct a team of CAD engineers in implementing the required
flow and tools, will work with the program management and central
CAD organizations in acquiring and/or developing the tools for
the flow, and will lead the documentation effort for the flow.
Requires extensive experience in circuit design methodologies and
circuit and cell design, characterization, simulation, and
verification. Experience with defining and setting up a Cadence
Opus environment. SKILL, shell script, and perl/tcl/tk programming
experience required.
Required - BSEE or BSCS plus 10 years experience, or MSEE or MSCS plus
7 years experience in circuit design, design methodologies, and
management. Experience with high-speed digital CMOS design a plus.
Must have good communication skills and be a strong team player.
Please respond to me at amy.bharucha@eng.sun.com
or at 408 328 8852 if you are interested, or would like
to discuss any of these opportunities!
Thank you, again, for your time and your patience in reviewing this mail!
Best regards,
Amy Bharucha
Staffing@SUN
408 328 8852 phone
408 328 8812 fax
@SUNmicroelectronics division
--
Return to the
comp.compilers page.
Search the
comp.compilers archives again.