Call for Papers: Micro-29 (Paris, 12/96)

                                                                CALL FOR PAPERS


                                                                      MICRO-29


                                                      THE 29th ANNUAL IEEE/ACM
                                  INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE


                                                      with special emphasis on
                                          Instruction-Level Parallel Processing


                                                                  Paris, France
                                                          December 2 - 4, 1996


                                                                Co-sponsored by
                                              IEEE TC-MICRO and ACM SIGMICRO


                                                              Important dates:
              SUBMISSION: JUNE 14 Acceptance: AUG. 16 Final version: SEPT. 13


The Microarchitecture Symposia have become a premier forum in
recent years, combining high-quality research in fields that include
instruction-level parallelism (ILP), compilers, and architectures.
In the quest for increased performance, industry and academia have been
focusing more on ILP. New techniques are being developed to extract higher
levels of parallelism with ILP compilers and architectures. The goals of
this conference are to bring together researchers in fields related to
instruction-level parallelism, to encourage interaction, and to further
the state of the art in microarchitectures and fine-grain parallel
processing. Papers are solicited in fields including the following:


* Compiler techniques for instruction-level parallelism: software pipelining,
                global scheduling, register allocation, memory disambiguation,
                novel optimizations.
* Theoretical foundations of instruction level parallelism.
* ILP architectures and designs: VLIW, superscalar, multiscalar, ...
* Object code translation.
* Branch prediction hardware and software.
* Compiler and hardware techniques for improving memory system performance.
* Application of ILP techniques to Design Automation.
* Parallel algorithms for fine grain parallel architectures.


THE DEADLINE FOR SUBMISSIONS IS JUNE 14, 1996. Please submit one
electronic copy of a paper (in PostScript format) not longer than
5000 words. For instructions on how to submit, please send email to:
instructions@micro29.org or read the instructions on the Web page:
http://www.micro29.org/. Notification of acceptance will occur by August
16, 1996. The camera ready copy of the accepted papers will be due on
September 13, 1996. In order to minimize problems with your electronic
submissions please ensure your postscript submission can be previewed
by Ghostview. Contact beaty@micro29.org with any questions.


                                                    URL http://www.micro29.org/


Co-Chairs
---------
Steve Beaty, Hewlett-Packard
                beaty@micro29.org
Steve Melvin, Zytek
                melvin@micro29.org


Local Arrangements
------------------
Ulrich Finger
                finger@inf.enst.fr


Steering Committee
------------------
Richard Belgard, Consultant Wen-mei Hwu, UIUC
James Bondi, Texas Instruments Gearold Johnson, NTU
Matthew Farrens, UC Davis Yale Patt, U. Michigan
Stan Habib, CUNY Andrew Wolfe, Princeton


Program Committee
-----------------
Vicki Allan, Utah State Wen-mei Hwu, UIUC
Richard Belgard, Consultant Gearold Johnson, NTU
David Bernstein, IBM Haifa Daniel Litaize, IRIT
Jim Bondi, Texas Instruments Bill Mangione-Smith, UCLA
Steve Carr, Michigan Tech Trevor Mudge, U. Michigan
Tom Conte, NC State Yale Patt, U. Michigan
Henk Corporaal, Delft Bob Rau, HP Labs
Edward Davidson, U. Michigan Uwe Schwiegelshohn, Dortmund
Jim Dehnert, Silicon Graphics Andre Seznec, IRISA
Kemal Ebcioglu, IBM Watson Jim Smith, U. Wisconsin
Christine Eisenbeis, INRIA Mike Smith, Harvard
Daniel Etiemble, Mark Smotherman, Clemson
Paolo Faraboschi, HP Labs Guri Sohi, U. Wisconson
Matthew Farrens, UC Davis Phil Sweany, Michigan Tech
Stephan Freudenberger, HP Labs Gary Tyson, UC Riverside
Guang Gao, McGill Andrew Wolfe, Princeton
Andy Glew, Intel Tse-Yu Yeh, Intel
Stanley Habib, CUNY


--

Return to the comp.compilers page.
Search the comp.compilers archives again.