Related articles |
---|
Target machine for compiler course Mike.Spivey@comlab.oxford.ac.uk (1994-06-01) |
Re: Target machine for compiler course brandis@inf.ethz.ch (Marc Brandis) (1994-06-03) |
Re: Target machine for compiler course a_tucker@paul.spu.edu (Andrew Tucker) (1994-06-03) |
Re: Target machine for compiler course salomon@silver.cs.umanitoba.ca (1994-06-03) |
Re: Target machine for compiler course haahr@netcom.com (1994-06-03) |
Re: Target machine for compiler course mackey@cse.ucsc.edu (1994-06-11) |
Re: Target machine for compiler course andrewd@seldon.apanix.apana.org.au (1994-06-05) |
Re: Target machine for compiler course anton@mips.complang.tuwien.ac.at (1994-06-13) |
Re: Target machine for compiler course mds@doc.ic.ac.uk (Mark 'Maxx' Simmons) (1994-06-11) |
Re: Target machine for compiler course cessu@cs.hut.fi (1994-06-16) |
Newsgroups: | comp.compilers |
From: | anton@mips.complang.tuwien.ac.at (Anton Ertl) |
Keywords: | courses |
Organization: | Institut fuer Computersprachen, Technische Universitaet Wien |
References: | 94-06-013 |
Date: | Mon, 13 Jun 1994 04:01:43 GMT |
Mike.Spivey@comlab.oxford.ac.uk (Mike Spivey) writes:
|> It might be nice to generate code for the SPARCstations that my
|> students will use for their practicals. But isn't generating code for
|> RISC machines with register windows, delay slots, etc. too much for a
|> first detailed look?
In our course the students generate code for the MIPS architecture. There
are no register windows and the delay slots are hidden by the assembler.
However, even if the delay slots were visible, I would have no qualms
presenting the machine to the students. It's easy to generate a nop after
every load or branch, if they want to take the easy way.
- anton
--
M. Anton Ertl
anton@mips.complang.tuwien.ac.at
--
Return to the
comp.compilers page.
Search the
comp.compilers archives again.