"Delayed" instructions on the MIPS/SPIM simulator

We're using the SPIM simulator (freely available from Prof. Larus at the
U. of Wisconsin) in an undergraduate architecture class. I'd like the
students to have a chance to use the delayed branch and load instructions
available on the MIPS. The SPIM manual mentions how this is generally
hidden from the user unless you run in "bare" hardware mode. But once I'm
running in bare mode, it isn't clear to me which instructions now become
the delayed ones. Or are the delayed instructions an entirely different
set of opcodes? And what restrictions limit the choice of instructions
for filling a delay slot?


Any help would be greatly appreciated... Thanks in advance,


    - joe hummel
--
Joe Hummel
ICS Graduate Student, UC Irvine
Internet: jhummel@ics.uci.edu
--

Return to the comp.compilers page.
Search the comp.compilers archives again.