Related articles |
---|
code optimization in VHDL compilers ? srikanth.kamath@gmail.com (2005-01-24) |
Re: code optimization in VHDL compilers ? leupers@iss.rwth-aachen.de (Rainer Leupers) (2005-02-03) |
Re: code optimization in VHDL compilers ? ramesh@tharas.com (2005-02-03) |
Re: code optimization in VHDL compilers ? srikanth.kamath@gmail.com (Srikanth) (2005-02-06) |
From: | srikanth.kamath@gmail.com (Srikanth Kamath) |
Newsgroups: | comp.compilers |
Date: | 24 Jan 2005 10:57:46 -0500 |
Organization: | http://groups.google.com |
Keywords: | optimize, question |
Posted-Date: | 24 Jan 2005 10:57:46 EST |
Hi all,
I'm working on Code optimizer for VHDL.I will be using 3 address code
as input to my optimizer program .Could you please suggest ways to
generate 3 address Code from a behavioural description ?
If you have worked on this /related area, please suggest useful
material /links
Thanks
Return to the
comp.compilers page.
Search the
comp.compilers archives again.