Re: Machine descriptions for code generation?

"Evan Lavelle" <eml@riverside-machines.com> wrote in message news:02-11-024...


> MDL MDL public-domain? compiler? compiler ILP support?
>


Here is a Dynamically Targetable Tools Framework from Sankhya:


SMDL Not Yet DTTF/STC Yes
                  (Available under NDA)


Our framework can support RISC/CISC/VLIW/DSP processors.


We have initial proof-of-concept implementation of a code generator,
assembler, linker (a simple linker) and simulator for MIPS and ARM
processors and all of which use a single model-set of a new processor
to be supported. In addition to MIPS and ARM, we have created machine
models for Hitachi SH3, TI C67X and part of the IA64 instruction set.


With DTTF, when a model is changed there is generally no need to
regenerate or rebuild the tools as the tools can dynamically load
model information.


The simulator ssim can simulate multiple processors of different
models simultaneously and these can be interconnected through
(simulated) shared memory etc.


Here are additional pointers:


          http://www.sankhya.com/pdfs/SANKHYAToolsCollection.pdf
          http://www.sankhya.com/info/products/tools/dttf.html


Best Regards,
gopi


---


Gopi Kumar Bulusu
Sankhya Technologies Private Limited
http://www.sankhya.com
Tel: +91 44 822 7358
Fax: +91 44 822 7357

Return to the comp.compilers page.
Search the comp.compilers archives again.