Re: Event based language, does it exist?

Chris F Clark <cfc@world.std.com>
8 Sep 2000 02:18:33 -0400

          From comp.compilers

Related articles
[11 earlier articles]
Re: Event based language, does it exist? ian@five-d.com (2000-09-08)
Re: Event based language, does it exist? trollet@skynet.be (Atle) (2000-09-08)
Re: Event based language, does it exist? dancohen@nospam.canuck.com (Dan Cohen) (2000-09-08)
Re: Event based language, does it exist? dancohen@nospam.canuck.com (Dan Cohen) (2000-09-08)
Re: Event based language, does it exist? mac@ac.valley.net (2000-09-08)
Re: Event based language, does it exist? burow@ifh.de (Burkhard Dietrich Burow) (2000-09-08)
Re: Event based language, does it exist? cfc@world.std.com (Chris F Clark) (2000-09-08)
Re: Event based language, does it exist? mwh@gradient.cis.upenn.edu (2000-09-08)
Re: Event based language, does it exist? loewis@informatik.hu-berlin.de (Martin von Loewis) (2000-09-08)
Re: Event based language, does it exist? Norman_member@newsguy.com (Norman Culver) (2000-09-08)
Re: Event based language, does it exist? cbbrowne@acm.org (2000-09-15)
Re: Event based language, does it exist? henter@wxs.nl (Peter Stevens) (2000-09-21)
Re: Event based language, does it exist? lex@cc.gatech.edu (Lex Spoon) (2000-09-21)
[2 later articles]
| List of all articles for this month |
From: Chris F Clark <cfc@world.std.com>
Newsgroups: comp.compilers
Date: 8 Sep 2000 02:18:33 -0400
Organization: The World Public Access UNIX, Brookline, MA
References: 00-08-132
Keywords: design

Per Olesen wrote:


> I'm trying to find a language which is based solely on events


I'm not sure if this is the meaning you are looking for, but there are
hardware description languages based upon events (or at least with
events as one datatype). For example in Verilog, you can declare
events and once the events are declared one can wait on and trigger
them. Moreover, every assignment to a variable can be (and to some
extent is) described in terms of a series of events and when they are
scheduled and what events happen as a side-effect of that assignment.


The events in Verilog are, of course, derived from Simula which is a
"discrete event simulation language". I only vaguely remember Simula,
so I won't expand on its use of events.


Another view on events are the transitions in finite state machines.
In an FSM, every input is an "event" and the result of the execution
of the machine causes a state transition and also the generation of an
output (which can be considered to be an "event"). As a result, if
you looked internally at the sources to Yacc++, the lexer is described
in terms of events (not in terms of "characters"). You might want to
look into Statecharts if that is the direction you are interested in
pursuing.


Following a parallel to that there is a an "event" language for
describing window actions that is part of one of the X toolkits. It
is called something like UML or UDL, but it is not the Unified
Modelling Language of OO circles. The concept behind this language
(as I understand it) is that windowing events (and the systems
appropriate reaction to them) can be described using FSM's.


Hope this helps,
- -Chris


*****************************************************************************
Chris Clark Internet : compres@world.std.com
Compiler Resources, Inc. Web Site : http://world.std.com/~compres
3 Proctor Street voice : (508) 435-5016
Hopkinton, MA 01748 USA fax : (508) 435-4847 (24 hours)


Post a followup to this message

Return to the comp.compilers page.
Search the comp.compilers archives again.