Compiler positions available for week ending November 21

compilers@iecc.com (comp.compilers)
21 Nov 1999 10:55:44 -0500

          From comp.compilers

Related articles
Compiler positions available for week ending November 21 compilers@iecc.com (2004-11-26)
Compiler positions available for week ending November 21 compilers-jobs@iecc.com (1993-11-21)
Compiler positions available for week ending November 21 compilers@iecc.com (1999-11-21)
| List of all articles for this month |

From: compilers@iecc.com (comp.compilers)
Newsgroups: comp.compilers,misc.jobs.offered
Date: 21 Nov 1999 10:55:44 -0500
Organization: Compilers Central
Keywords: jobs

This is a digest of ``help wanted'' and ``position available'' messages
received at comp.compilers during the preceding week. Messages must
advertise a position having something to do with compilers and must also
conform to the guidelines periodically posted in misc.jobs.offered.
Positions that remain open may be re-advertised once a month. To respond
to a job offer, send mail to the author of the message. To submit a
message, mail it to compilers@iecc.com.




-------------------------------


From: Olaf Chitil <chitil@i2.informatik.rwth-aachen.de>
Subject: PhD positions at RWTH Aachen
Date: Thu, 18 Nov 1999 10:55:20 +0100
Organization: Aachen University of Technology


In the offered positions you have to do some teaching in German. Hence I didn't
translate the advert into English. Informal inquiries may be made to me.






Am Lehrstuhl für Informatik II (Programmiersprachen und Verifikation)
der Rheinisch-Westfälischen Technischen Hochschule Aachen sind
baldmöglichst zwei Stellen für


Wissenschaftliche Mitarbeiter/innen
(Verg.-Gr. IIa BAT)


zu besetzen. Die Beschäftigung ist zunächst auf 2 Jahre befristet, kann
jedoch auf insgesamt 5 Jahre verlängert werden.


Die Forschungsarbeiten des Lehrstuhls betreffen die Analyse
von Programmiersprachen und Verteilten Systemen mit dem Ziel
praktischer Anwendungen. Schwerpunkte bilden


- die Modellierung und Verifikation Verteilter Systeme sowie
- die Analyse, Transformation und Optimierung deklarativer und
    objektorientierter Programme.
Dabei werden als Methoden vor allem Abstrakte Interpretation und
Model-Checking eingesetzt.


Zu den Aufgaben gehört die Mitarbeit in Forschung und Lehre. Es wird
erwartet, daß die Gelegenheit zur Promotion zielstrebig genutzt wird.


Voraussetzung für eine Einstellung ist ein sehr gut abgeschlossenes
Hochschulstudium in Informatik oder einem benachbarten Fach sowie
Interesse an einem der genannten Gebiete.


Die Hochschule strebt eine Erhöhung des Anteils von Frauen am
wissenschaftlichen Personal an. Daher werden insbesondere Frauen
gebeten, sich zu bewerben.


Bewerbungen geeigneter Schwerbehinderter sind erwünscht.


Richten Sie Ihre Bewerbung bis zum 15. Dezember bitte an


Prof. Dr. Klaus Indermark
Lehrstuhl für Informatik II
RWTH Aachen
Ahornstr. 55
52074 Aachen


Tel.: 0241/80-21201
Email: indermark@informatik.rwth-aachen.de
URL: www-i2.informatik.rwth-aachen.de


--
OLAF CHITIL, Lehrstuhl fuer Informatik II, RWTH Aachen, 52056 Aachen, Germany
                          Tel: (+49/0)241/80-21212; Fax: (+49/0)241/8888-217
                          URL: http://www-i2.informatik.rwth-aachen.de/~chitil/






-------------------------------


Date: Thu, 18 Nov 1999 14:51:38 -0800 (PST)
From: Max Joel <mjoel@maxiom.com>
Subject: Jobs At MAXIOM, Silicon Valley


Company:


An opportunity to join this well-funded privately held fabless
semiconductor company that designs, markets and sells programmable
system-on-a-chip (PSOC) solutions for the communications electronics
markets. Headquartered in Silicon Valley, the company is developing
the industry's first reconfigurable communications processor platform
- an ideal solution for data-intensive Internet, DSP, networking and
other high-performance embedded telecom and datacom applications. The
field-reconfigurable solution allows data and telecom equipment
vendors to create their own customized communications processors to
more quickly adapt to new requirements and standards, reduce
time-to-market, lower development costs and reduce risk.


Responsibilities:


The work primarily consists of ensuring code generation accuracy for
ANSI C conformance, improving target machine dependent code generation
and adding or enhancing optimization phases to the core compiler for
embedded systems. Adding new support or feature in assembler, linker
or C runtime libraries.


Qualifications:


Experience designing and developing tools for new microprocessor
architectures. Strong experience in compiler, debugger, and/or
simulator technologies. Familiarity with GNU internals and runtime
library technologies. Fluent in C, C++ and/or JAVA. Understanding of
multiprocessing and/or multithreading operations. Knowledge of
microprocessor design methodology and tool flow. Desire to contribute
in start-up environment.


Benefits:


Start-up stock options, medical, dental, vision, 401k,
life/disability/AD&D & Flexible Spending Plans. 10 holidays and 15
days of vacation. flexible work hours.


-------------------------------


From: "Ju, Roy" <roy.ju@intel.com>
Subject: Compiler Research Positions at Intel
Date: Thu, 18 Nov 1999 15:33:47 -0800




                                                  Job Opportunity


                                              Research Positions
                                                                        at
                                    Microprocessor Research Lab
                                                              Intel Corp.
                                            Santa Clara, California




Job Description


The compiler research group at the Microprocessor Research Lab (MRL)
at Intel currently has several openings for research positions. MRL
conducts research in advanced technology areas of platforms,
micro-architectures, compilers, graphics, and processor design.


The compiler research group at MRL is exploring the boundaries and
interfaces between processor, compiler, and operating system in
pursuit of new directions in computing including dynamic compilation,
distributed computing, and multi-threading. This group studies and
invents advanced software optimization technology to achieve
high-performance computing. The group also works with architecture
groups to investigate and innovate techniques across the boundaries
between hardware and software for the future generations of
microprocessors to deliver high degrees of performance, throughput,
reliability, scalability, compatibility, and power efficiency.


We seek creative, risk-taking, yet focused candidates with a strong
background in compiler optimization, processor architecture, or
performance analysis. The candidates must be self-motivated and good team
players. They must enjoy working in an applied research environment.
They are expected to interact with product development groups to seek
inputs and to transfer technologies.


Any candidate interested in any of the following or related fields is
encouraged to apply:


- instruction-level parallelism
- cache and memory optimizations
- hardware and software collaborative optimizations
- multi-threading
- program analysis
- performance analysis of various commercial and emerging workloads
- dynamic optimizations




Positions and Minimum Qualifications


(1) Researcher Positions:
Ph.D. in CS/EE or a related field.


The candidates must have excellent communication skills to interact with
universities and other research groups and to publish research results in
conferences and journals.


(2) Developer Positions:
MS in CS/EE or a related field.




Intel provides competitive compensation and full employee benefits. Intel
Corp. is an equal opportunity company.




Please send your resume to
Jesse Z. Fang
email: jesse.z.fang@intel.com
fax: (408)653-8511






-------------------------------


From: "Accattatis, Victor" <victor.accattatis@analog.com>
Subject: Compiler job at Analog Devices, Norwood, MA
Date: Fri, 19 Nov 1999 15:13:37 -0500


Software Development Engineer


Analog Devices, Norwood, MA


Contact person: Victor Accattatis


Email address: victor.accattatis@analog.com


Job Description: Design, develop, and test code-generation tools for
DSP embedded systems hosted on the Windows and Solaris
platforms. Participate in the design, implementation of
code-generation tools to be shipped in Analog Device's Visual DSP
Software development environment. These tools include assembler,
linker, prom splitter. Analyze, prioritize, and develop solutions for
software defects and enhancement requests to the code-generation
tools. Participate in technical project reviews. Develop functional
and detail design specifications including test plans, develop
automated test scripts for tool validation and regression testing.




Job Qualifications: Software design, debugging, and problem-solving
expertise, particularly in the C and C++ programming languages. MFC
and COM experience desired. Digital Signal Processing and embedded
system application development experience advantageous. Experience
with the product development lifecycle (definition through
maintenance) helpful. BS Computer Science or Computer Engineering. C,
C++ language experience. Windows,MFC,COM programming experience
desired. Solaris programming experience helpful. Digital Signal
Processing and/or embedded system development
advantageous. Entry-level candidates will be considered.




Position to be based out of Norwood, MA USA




-------------------------------


Date: Fri, 19 Nov 1999 19:58:12 -0800 (PST)
From: Paul Beusterien <paulb@ddi.com>
Subject: Compiler development positions at DIAB-SDS, Foster City CA


Lead C++ Compiler Engineer


Diab-SDS produces highly optimizing C++, C, and Java language compiler
suites for embedded systems developers. Our targets include PowerPC,
M*Core, ColdFire, 68K, MIPS, M32R, SH, Sparc, and others.


We are looking for someone to take the lead on our C++ front end
development and maintenance. The position would also include projects
in new targets, more optimizations, new packages, and better tool and
RTOS integration.


We require at least three years of industry compiler development
experience, including at least two years of front end work and a solid
grasp of the C++ standard. Plusses include Java, embedded systems,
and RISC assembly language knowledge. Major plusses include
optimization, code generation, and retargetting experience.


Compiler Code Generation Engineer


Diab-SDS produces highly optimizing C++, C, and Java language compiler
suites for embedded systems developers. Our targets include PowerPC,
M*Core, ColdFire, 68K, MIPS, M32R, SH, Sparc, and others.


We are looking for someone with compiler internals development
experience who is interested in helping us broaden and enhance our
tools. We have upcoming projects in new targets, further
optimizations, new languages, new packages, and better tool and RTOS
integration.


We require at a year of industry compiler development experience,
including a solid background in assembly languages. Plusses include
Java, embedded systems, and RISC assembly language knowledge. Major
plusses include optimization, code generation, and retargetting
experience.


Please send an ascii copy of your resume to jobs@ddi.com


Paul Beusterien
Diab Data, Inc.
323 Vintage Park Drive
Foster City, CA 94404


Post a followup to this message

Return to the comp.compilers page.
Search the comp.compilers archives again.