CFP: HICSS-33 Minitrack on Compiler and Tools in Embedded Systems

                                                      HICSS-33 Minitrack on
                                    Compilers and Tools in Embedded Systems


                                            Maui, Hawaii - January 4-7, 2000


------------------------------------------------------------------------
This minitrack is organized as part of the Software Technology Track of
            the 33rd Hawaii International Conference on Systems Sciences.
                        http://cs.unomaha.edu/~rewini/SWT-CFP.html
------------------------------------------------------------------------


Embedded processors are being used in numerous applications like
automotive systems, hand-held devices, set-top boxes, wireless
communications etc. Due to the nature of these applications,
processors must satisfy low power requirements, low price, small
memory and yet high computational power. Traditionally these
processors had application specific instruction set architectures and
were programmed in assembly languages. The complexity of developing,
maintaining and time to market considerations of applications based on
these processors is causing a significant effort being devoted to the
development of software tools. This track is a forum for researchers
to present their ideas about these tools for embedded systems
specifically on processor designs, optimizing compilers, debuggers,
profilers, development environments, simulators, verification systems
etc. Topics of interest, but not limited to, for this minitrack are:


      * Software Patterns for embedded applications
      * Programming languages for embedded applications
      * Formal specification and verification of embedded systems
      * Real-Time Operating systems for Embedded Processors
      * Language extensions to exploit architectural features of embedded
          processors
      * Optimizations to reduce code size, increase execution efficiency and
          power consumption
      * Compiler techniques to exploit the instruction level and task level
          parallelism in embedded applications
      * Architectural Innovations for producing optimizing compilers for
          embedded applications
      * Profiling and performance evaluation of embedded applications
      * Debugging of embedded applications
      * Formal techniques to predict the performance of embedded applications
      * Testing techniques for embedded applications
      * Project management techniques for embedded software
      * Hardware/software co-design for embedded systems
      * Simulation of embedded processors
      * Program development environments for embedded systems


    ------------------------------------------------------------------------
Important Dates:


      * Eight copies of the manuscript by June 1st, 1999
      * Notification of accepted papers by August 31st, 1999
      * Camera-ready copies of accepted manuscripts are due by October 1st,
          1999


    ------------------------------------------------------------------------
Instructions for Authors


Submit the full paper to one of the minitrack coordinators by March
15, 1999. The preferred mode of submission is via email. If submitting hard
copies, send eight (8) copies of the full manuscript by June 1, 1999 to Sri
Doddapaneni. Manuscripts should have an abstract and be 22-25 typewritten,
double-spaced pages in length. Papers must not have been previously
presented or published, nor currently submitted for journal publication.
Each manuscript will be subjected to a rigorous refereeing process involving
at least five reviewers.




Instructions for Referees


If you would like to serve as a referee for the minitrack, please send an
email message listing your areas of expertise to one of the minitrack
coordinators.


More information about the minitrack can be found at
http://www.lucent.com/micro/embeddedsys.


------------------------------------------------------------------------
Coordinators:


          Ramesh Peri Sri Doddapaneni
          Panasonic AVC Research Labs Lucent Technologies
          95D Connecticut Drive 1247 South Cedar Crest Blvd.
          Burlington, NJ 08016 Room 55D-219
          Email:rperi@research.panasonic.com Allentown, PA 18103, USA.
                                                                                  Email: srid@lucent.com
------------------------------------------------------------------------




Sri Doddapaneni
PTO Software Generation Tools Ph: 610-712-2473
Lucent Technologies Fax: 610-712-2790
1247 S. Cedar Crest Blvd., Rm 55E-219 email: srid@lucent.com
Allentown, PA 18103

Return to the comp.compilers page.
Search the comp.compilers archives again.