Call For Papers == PCRCW'97

"Kelly Norton" <>
8 May 1997 21:22:47 -0400

          From comp.compilers

Related articles
Call For Papers == PCRCW'97 (Kelly Norton) (1997-05-08)
| List of all articles for this month |

From: "Kelly Norton" <>
Newsgroups: comp.arch,comp.compilers,comp.parallel
Date: 8 May 1997 21:22:47 -0400
Organization: Georgia Institute of Technology
Keywords: conference, parallel, CFP

              Workshop on Parallel Computing, Routing, and Communication

June 26-27, 1997
Atlanta, GA.

Important Dates
Paper submission: March 21st (see below)
Notification of acceptance: May 11th
Camera-ready Postscript of Papers Due: June 2nd

Abstracts for Poster Session Due: May 23rd
Notification of Acceptance: June 2nd

Full Paper Versions of Poster Papers: June 23rd
Notification of Acceptance for
Inclusion in Published Proceedings August 1st

Objectives and Scope:

This workshop is a continuation of the successful PCRCW'94 workshop
that focused on issues in parallel communication and routing in
support of parallel processing. The workshop provides a forum for
researchers and designers to exchange ideas with respect to challenges
and issues in supporting communication for parallel computing.

By its very nature this area is affected by advances in technology
that continue to alter the economics of scale. In the recent past we
have seen the emphasis on low latency software layers, the
application of multicomputer interconnection technology to
distributed shared-memory multiprocessors and LAN interconnects, and
the shift towards the use of commodity clusters and standard
components. We see a continuing evolution towards powerful and
inexpensive network interfaces, and low cost, high speed routers and
switches from commercial vendors. These trends are affecting
solutions to communication and routing for parallel computing. What
are the driving forces in the next five years? Will the technology
for embedded multiprocessor communication be subsumed by the more
recent focus on LAN level interconnects?

Topics of interest include:

- switching and message flow control mechanisms
- techniques and implementations for deadlock avoidance/recovery
- routing algorithms in both regular and irregular networks
- techniques and routing algorithms for reliable message delivery
- algorithms and hardware support for collective communication
    in both regular and irregular networks
- router/switch architecture and implementation
- network interface design and implementation
- design and implementation of low latency software messaging layers
- techniques and architectural support for real-time communication
- algorithms for compile-time and run-time optimizations for
    inter-processor communication
- integrating I/O and inter-processor communication
- performance evaluation techniques
- Low-latency support for communications arising in parallel
    applications using connection-oriented protocols such as ATM.
- Routers for novel applications such as web TV and
    cable modems

The goal is to address the above issues in the context of networks of
workstations, multicomputers, distributed shared-memory
multiprocessors, and traditional tightly coupled multiprocessor

Paper Submissions

Paper submission and review will be electronic. Authors are requested
to submit an extended abstract not to exceed 10 single spaced
postscript pages including figures, references and tables. Email the
postscript files to The manuscript should
include a brief abstract, 5-10 keywords, and surface and email
addresses and telephone number of the corresponding author. Final
copies of accepted manuscripts will be submitted in postscript with
HTML recommended and encouraged.

Late Submissions

To encourage the dissemination and inclusion of recent results, the
Workshop will include an informal poster session and subsequent review
of full papers for possible inclusion in the full proceedings.
Authors are requested to submit electronically abstracts not to exceed
2 pages for this poster session, on or before May 23rd. Notification
of acceptance will be communicated by June 2nd. Full papers of poster
presentations may be submitted by June 23rd. These papers will be
reviewed for possible inclusion in the full proceedings with authors
notified by August 1st.

Conference Location and Hotel Information

The workshop will be held in the new Georgia Center for Advanced
Telecommunications Technology on the campus of Georgia Tech. A block
of rooms is being reserved at an area Hotel within walking
distance. Please refer to the Workshop home page at for details of
registration and hotel.

Registration and Workshop Proceedings

Copies of all papers will be made available electronically via the Web
in HTML and/or postscript form. In addition, a hard copy of the
proceedings will be available at the workshop.

Workshop Co-Chairs

Sudhakar Yalamanchili J. Duato
Georgia Institute of Technology Universidad Politecnica de Valencia

Program Committee

T. Pinkston (University of Southern California)
D. Panda (Ohio State University)
K. Shin (University of Michigan)
M. Galles (SGI)
L. Snyder (University of Washington)
K. Bolding (University of Washington)
L. Ni (Michigan State University)
D. Schimmel (Georgia Tech)
R. Boppana (Univiversity of Texas San Antonio)
S. Chalasani (University of Wisconsin)

Post a followup to this message

Return to the comp.compilers page.
Search the comp.compilers archives again.