LAST CALL: EPIC9 workshop CfP (Chamonix, France, April 3rd 2011)

andreyb <>
Tue, 1 Feb 2011 09:26:39 -0800 (PST)

          From comp.compilers

Related articles
LAST CALL: EPIC9 workshop CfP (Chamonix, France, April 3rd 2011) (andreyb) (2011-02-01)
| List of all articles for this month |

From: andreyb <>
Newsgroups: comp.compilers
Date: Tue, 1 Feb 2011 09:26:39 -0800 (PST)
Organization: Compilers Central
Keywords: conference, CFP, parallel, architecture
Posted-Date: 02 Feb 2011 17:12:33 EST

LAST CALL: Submissions deadline is February 4th!


Ninth Workshop on Explicitly Parallel Instruction
Computing Architectures and Compiler Technology (EPIC-9)
April 3rd, 2011
Chamonix, France

In conjunction with the IEEE/ACM International Symposium
on Code Generation and Optimization (CGO)

Researchers from both academia and industry are invited to share their
latest research findings in the area of EPIC architectures and
technology. The EPIC style of architecture was developed to enable new
levels of instruction-level parallelism not achieved with traditional
architectures. By allowing the compiler to express program parallelism
and other relevant information directly to the processor, EPIC
architectures can overcome hardware complexity issues that limit
performance in traditional microprocessors.

The major challenge in realizing the full potential of EPIC
is developing compiler and runtime optimization technologies that
effectively deploy explicitly defined hardware mechanisms, and deliver
performance for both commercial and scientific applications. This
workshop will focus on promising research concepts that enable the
architecture model.


Topics of interest include, but are not limited to:

Compiler Optimizations:
- Instruction scheduling, software pipelining, predication,
control and data speculation, register allocation
- Thread-level parallelization
- Versioning approaches to dynamically adapt to runtime behavior
- Techniques to mitigate in-order memory stalls, like prefetching,
helper threads, and load clustering
- Compiler-directed memory-hierarchy and cache-coherency management
- Methods of program analysis and verification that are related to
- Higher-level optimizations that are related to EPIC
- Validation of compiler optimizations

Binary Translation:
- Methods of binary translation applicable to EPIC architectures
- Hardware support of binary translation

Feedback-Directed Optimizations:
- Especially performance monitoring unit (PMU) driven optimizations
- Dynamic optimizations

- Novel architectures and microarchitectures
- In-order versus out-of-order designs, hybrid approaches
- Multi-threaded and multi-core EPIC architectures
- Power and energy aware computing techniques for EPIC machines

Advanced Uses of EPIC Architectures:
- Virtualization and Secure Computing
- Special purpose applications

Performance Analysis of EPIC Architectures:
- Commercial and scientific workload studies for EPIC models
- Effects of architectural features on workload behavior
- Experimental evaluation of Itanium microprocessors
- Performance comparisons with other architectures
- Tools for analysis, instrumentation, and architecture experiments


Andrey Bokhanko, Intel


**** SUBMISSION DEADLINE: Friday, February 4, 2011 ****

Acceptances Mailed: February 18, 2011
Final Version Due: March 11, 2011
Workshop Date: April 2 or 3 (TBD), 2011 (half day workshop)


Full papers of up to 22 pages or extended abstracts of up to 8 pages
can be submitted (8.5"x11" double-spaced pages, using 11pt or larger
font). Clearly describe the nature of the work, its significance and
the current status of the research. Include a title page containing
the title of the paper, list of authors and their affiliations,
addresses, telephone and fax numbers, email addresses and the name
of the corresponding author. papers will be published on EPIC-9
web-site (the copyright will remain with the author).

Post a followup to this message

Return to the comp.compilers page.
Search the comp.compilers archives again.