|Compiler positions available for week ending September 13 email@example.com (comp.compilers) (2009-09-13)|
|Date:||13 Sep 2009 07:59:39 -0000|
|Posted-Date:||13 Sep 2009 20:09:18 EDT|
This is a digest of ``help wanted'' and ``position available'' messages
received at comp.compilers during the preceding week. Messages must
advertise a position having something to do with compilers and must also
conform to the guidelines periodically posted in misc.jobs.offered.
Positions that remain open may be re-advertised once a month. To respond
to a job offer, send mail to the author of the message. To submit a
message, mail it to firstname.lastname@example.org.
Subject: HDL (Verilog, VHDL, SystemVerilog) Compiler position at Xilinx (San Jose CA)
Date: Tue, 8 Sep 2009 12:41:03 -0700
From: Kumar Deepak <Kumar.Deepak@xilinx.com>
I manage a team in Xilinx that develops VHDL/Verilog/SystemVerilog logic
simulator called "ISim". I have a compiler position
umb=RP&p_svid=36528&p_spid=1625008&oapc=5> open in my team. This
position is for San Jose, CA, USA.
I am looking for a compiler back-end expert who can help transition the
ISim's compilers from being basic (the current state) to being an
advanced optimizing one. The ISim compiler currently uses GCC after
converting ISim compiler's Intermediate Code Representation to assembly
like C to get executable code. We want to be able to write out more
optimal object code and generate object code directly (for Intel 32/64
bit architectures) without needing GCC to speed up compilation process
and to speed up simulation (by doing a better job of targeting the code
on combination of Intel/AMD processors and ISim simulation kernel).
If you are interested in exploring this position, please send your
resume to email@example.com .
Return to the
Search the comp.compilers archives again.