Re: Pitfalls in interference graph ?

Rayiner Hashem <rayiner@gmail.com>
Mon, 01 Oct 2007 23:48:58 -0700

          From comp.compilers

Related articles
Pitfalls in interference graph ? shafitvm@gmail.com (Mohamed Shafi) (2007-09-28)
Re: Pitfalls in interference graph ? SidTouati@inria.fr (ST) (2007-10-01)
Re: Pitfalls in interference graph ? torbenm@app-1.diku.dk (2007-10-01)
Re: Pitfalls in interference graph ? johnl@iecc.com (2007-10-01)
Re: Pitfalls in interference graph ? bergner@vnet.ibm.com (Peter Bergner) (2007-10-01)
Re: Pitfalls in interference graph ? marcov@stack.nl (Marco van de Voort) (2007-10-01)
Re: Pitfalls in interference graph ? rayiner@gmail.com (Rayiner Hashem) (2007-10-01)
Re: Pitfalls in interference graph ? rayiner@gmail.com (Rayiner Hashem) (2007-10-01)
Re: Pitfalls in interference graph ? jeremy.wright@microfocus.com (Jeremy Wright) (2007-10-02)
Re: Pitfalls in interference graph ? shafitvm@gmail.com (shafi) (2007-10-15)
Re: Pitfalls in interference graph ? torbenm@app-6.diku.dk (2007-10-17)
Re: Pitfalls in interference graph ? SidTouati@inria.fr (ST) (2007-10-18)
Re: Pitfalls in interference graph ? rayiner@gmail.com (Rayiner Hashem) (2007-10-21)
Re: Pitfalls in interference graph ? Sid.Touati@uvsq.fr (Sid Touati) (2007-10-24)
[1 later articles]
| List of all articles for this month |

From: Rayiner Hashem <rayiner@gmail.com>
Newsgroups: comp.compilers
Date: Mon, 01 Oct 2007 23:48:58 -0700
Organization: Compilers Central
References: 07-09-10407-10-003
Keywords: registers, optimize
Posted-Date: 03 Oct 2007 13:16:36 EDT

> > I am trying to implement Briggs Optimistic register allocator after
> > reading the the thesis written by Preston Briggs.
>
> > Now for building the interference graph what other than register pairs
> > is there any other issues that one has to look out for?
>
> This a pretty old method of register allocation that do no longer work
> well. Indeed, it was designed for the case of sequential processors.
> Nowadays, processors implement instruction level parallelism. The
> register allocation problem changed, and the old graph coloring
> methods became useless.


Huh? Where is the dependence on sequential processing in graph
coloring allocation? Moreover, only a few non mainstream archs expose
non sequential semantics at the ISA level anyway.



Post a followup to this message

Return to the comp.compilers page.
Search the comp.compilers archives again.