|What does it take to create a GCC machine description for a new proces email@example.com (Joris van der Geer) (2001-03-22)|
|Re: What does it take to create a GCC machine description for a new pr firstname.lastname@example.org (Joris van der Geer) (2001-03-27)|
|From:||"Joris van der Geer" <email@example.com>|
|Date:||27 Mar 2001 23:33:26 -0500|
|Organization:||Lucent Technologies, Columbus, Ohio|
|Posted-Date:||27 Mar 2001 23:33:26 EST|
To address John's remark: the target machine has more or less an
accumulator architecture. The instruction set is quite irregular, with
a large, indirectly accessible register file, and few directly
accessible registers. It has a pipeline without interlock, just like
the MIPS. It is a 16 bit embedded controller.
Since code size and speed is quite important, I am concerned about how
GCC will perform register allocation given the indirectly accessible
register file (operands have to be moved between the few directly
accessile registers and register file with an explicit instruction).
"Joris van der Geer" <firstname.lastname@example.org> wrote in message
> I am assessing what it would take (time) to create a machine
> description for GCC for a new processor. It should deliver reasonably
> efficient code.
> [Depends on how similar it is to an existing description. -John]
Return to the
Search the comp.compilers archives again.