|Testing the performance of Instruction Scheduler. email@example.com (phani narasimhan venkata sesha myreddy) (2000-11-09)|
|Re: Testing the performance of Instruction Scheduler. firstname.lastname@example.org (2000-11-09)|
|Re: Testing the performance of Instruction Scheduler. email@example.com (2000-11-11)|
|Re: Testing the performance of Instruction Scheduler. Sid-Ahmed-Ali.TOUATI@inria.fr (Sid Ahmed Ali TOUATI) (2000-11-11)|
|Re: Testing the performance of Instruction Scheduler. firstname.lastname@example.org (2000-11-16)|
|From:||"phani narasimhan venkata sesha myreddy" <email@example.com>|
|Date:||9 Nov 2000 12:08:27 -0500|
|Posted-Date:||09 Nov 2000 12:08:27 EST|
How much performance gain can be expected from an instruction scheduler?
I have written an instruction scheduler for a database code generator.
The scheduler is tined to the graph generated. The target CPU is
ultrasparc-ii The scheduler contains the global, local and the
instruction grouping logic.
I did not got the expected performance. The gain on average is 6 to 8
%. The graph is size very huge. Sometimes 200 blocks and 2000
According to the ultrasparc-II manual if the insns are properly
scheduled CPI can be brought down to 0.25.
Is there any tool to calculate the number of cycles taken by the code
Is there any tool to find for a specific run how many data cache
misses have occured?
Is there any tool that gives the number of pipiline stalls that have
Is there any other way to look at the performance , apart from just
comparing the execution times?
How much performance gain one can expect from an instruction
ThankYou for reading.
Hoping any help in this.
Return to the
Search the comp.compilers archives again.